P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 10/07/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents shmem_display Verilog HDL Function

The shmem_display Verilog HDL function displays a block of data from the BFM shared memory.



Verilog HDL: dummy_return:=shmem_display(addr, leng, word_size, flag_addr, msg_type);



BFM shared memory starting address for displaying data.


Length, in bytes, of data to display.


Size of the words to display. Groups individual bytes into words. Valid values are 1, 2, 4, and 8.


Adds a <== flag to the end of the display line containing this address. Useful for marking specific data. Set to a value greater than 2**21 (size of BFM shared memory) to suppress the flag.


Specifies the message type to be displayed at the beginning of each line. See “BFM Log and Message Procedures” on page 18–37 for more information about message types. Set to one of the constants defined in Table 18–36 on page 18–41.

Did you find the information on this page useful?

Characters remaining:

Feedback Message