P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 10/07/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

D. Packets Forwarded to the User Application in TLP Bypass Mode

In TLP Bypass mode, the P-Tile IP for PCIe forwards TLPs to the Avalon® -ST RX interface except for malformed TLPs. The following tables describe how the IP handles each TLP type for upstream and downstream.