Intel® Agilex™ Variable Precision DSP Blocks User Guide

ID 683037
Date 11/17/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

9. LPM_DIVIDE (Divider) Intel FPGA IP Core

The LPM_DIVIDE Intel FPGA IP core implements a divider to divide a numerator input value by a denominator input value to produce a quotient and a remainder.

The following figure shows the ports for the LPM_DIVIDE IP core.

Figure 71. LPM_DIVIDE Ports