Intel® Agilex™ Variable Precision DSP Blocks User Guide

ID 683037
Date 11/17/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.1.5. Chainout Adder

You can use the output chaining path to add results from another DSP block. The output chainout port can be dynamically disable by asserting the DISABLE_CHAINOUT signal.

The chainout adder support all operational modes except for 18 x 18 or 18 x 19 independent multiplier mode.

When DISABLE_CHAINOUT port is used, the input register for this signal will be enabled. The register is driven by free running clock and there is no clock enable or clock clear signal to control this register.