Intel® Agilex™ Variable Precision DSP Blocks User Guide

ID 683037
Date 11/17/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.1.7.1. Dynamic Chainout

Intel® Agilex™ devices support CHAINOUT port which can be dynamically disabled or enabled. In this feature, the input register is always enabled for the DISABLE_CHAINOUT signal.
Figure 9. Dynamic Chainout
Table 8.  DISABLE_CHAINOUT Signal Behavior
DISABLE_CHAINOUT Signal Description
Low (0) Chainout = result from output register
High (1) Chainout = 0. Chainin to the next variable precision DSP block is disabled.