Intel® Agilex™ Variable Precision DSP Blocks User Guide

ID 683037
Date 11/17/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1. Configurations for Input, Pipeline, and Output Registers

The configurations for the input, pipeline, and output registers are restricted due to the timing model in Intel® Agilex™ devices. Therefore these registers only support certain configurations.