Ethernet Subsystem Intel® FPGA IP User Guide

ID 773413
Date 8/29/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4. Dynamic Reconfiguration Extension Subsystem

The following diagram shows the Dynamic Reconfiguration (DR) Extension Subsystem when it is enabled in the Subsystem GUI. The Subsystem Abstraction Layer (SAL) is always included as part of the Ethernet Subsystem, including the HSSI control and status registers.
Figure 6. Dynamic Reconfiguration Extension Subsystem

The main functionality of the DR Extension Subsystem is to provide a standard mechanism for external software to allow you to dynamically reconfigure a subset of the transceiver channels to operate in different modes (e.g.: data rates) without impacting the adjacent active channels.

The Host CPU communicates with the NIOS soft microcontroller via four 32 bits registers, HSSI Command/Status, HSSI Control/Address, HSSI Write Data, and HSSI Read Data CSRs. The control registers are 32 bits read/write which travel from the external host software to the NIOS. The detail of HSSI Control and Status 0/1 usage are covered in Subsystem Abstraction Layer section.

The external software can make simple “peek/poke” style transaction requests to the NIOS using a traditional asynchronous handshake procedure. You must be aware that the NIOS is not optimized for speed. It is expected to take a few microseconds to complete and acknowledge most transactions.

The following table shows the signals mapping between 100G and 25G AXI-ST on the same interface.

AXI-ST Client                  
app_ss_st_ tx_tdata[511:0] 100G 511:448 447:384 383:320 319:256 255:192 191:128 127:64 63:0
4x25G - - - - 63:0 63:0 63:0 63:0
p{0..3}_tvalid 100G - - - - - -   0:0
4x25G - - - - 3:3 2:2 1:1 0:0
p{0..3}_tready 100G 0:0
4x25G - - -   3:3 2:2 1:1 0:0
p{0..3}_tlast 100G - - - - -     0:0
4x25G --   -   3:3 2:2 1:1 0:0