6.1.4. High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP Timing
For the best HBM2E efficiency, ensure that your user logic follows best design practices. Take care to avoid combinational paths between the AXI master and slave input and output signals. Add pipeline registers as necessary and reduce logic levels in timing-critical paths to successfully meet core timing requirements.