External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.5. usr_rst_n for EMIF

User clock domain reset interface

Table 31.  Interface: usr_rst_nInterface type: reset
Port Name Direction Description
usr_rst_n output User reset