External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6. Intel Agilex 7 M-Series FPGA EMIF IP – DDR4 Support

This chapter contains IP parameter descriptions, pin planning information, and board design guidelines for Intel Agilex® 7 M-Series FPGA external memory interface IP for DDR4.

Did you find the information on this page useful?

Characters remaining:

Feedback Message