External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.4. usr_clk for EMIF

User clock interface

Table 42.  Interface: usr_clkInterface type: clock
Port Name Direction Description
usr_clk input User clock

Did you find the information on this page useful?

Characters remaining:

Feedback Message