External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: ige1658708533599
Ixiasoft
Visible to Intel only — GUID: ige1658708533599
Ixiasoft
7.2.2.2. PLL
For the clock source, use the clock input pin specifically dedicated to the PLL that you want to use with your external memory interface. The input and output pins are only fully compensated when you use the dedicated PLL clock input pin.
For specific pin connection requirements, refer to Specific Pin Connection Requirements .