Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 7/05/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.6. NoC Design Considerations

Each hard memory NoC has several target and initiator locations available. The number and location of targets and initiators depends on several factors that this section describes in detail.