F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide

Download PDF
ID 750200
Date 10/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. F-tile 25G Ethernet Design Example for Intel® Agilex™ Devices 3. Document Revision History for F-tile 25G Ethernet FPGA IP Design Example User Guide
1. Quick Start Guide x
1.1. Directory Structure 1.2. Generating the Design Example 1.3. Generating Tile Files 1.4. Simulating the F-tile 25G Ethernet Intel FPGA IP Design Example Testbench 1.5. Compiling and Configuring the Design Example in Hardware 1.6. Testing the F-tile 25G Ethernet Intel FPGA IP Hardware Design Example
1.2. Generating the Design Example x
1.2.1. Design Example Parameters
2. F-tile 25G Ethernet Design Example for Intel® Agilex™ Devices x
2.1. Features 2.2. Hardware and Software Requirements 2.3. Functional Description 2.4. Simulation 2.5. Compilation 2.6. Hardware Testing
2.3. Functional Description x
2.3.1. Design Components
2.4. Simulation x
2.4.1. Testbench 2.4.2. Simulation Design Example Components 2.4.3. Test Case
2.6. Hardware Testing x
2.6.1. Test Procedure
1. Quick Start Guide
2. F-tile 25G Ethernet Design Example for Intel® Agilex™ Devices
3. Document Revision History for F-tile 25G Ethernet FPGA IP Design Example User Guide

1.4. Simulating the F-tile 25G Ethernet Intel FPGA IP Design Example Testbench

You can compile and simulate the design by running a simulation script from the command prompt.
  1. At the command prompt, change the testbench simulating working directory: cd <design_example_dir>/ex_25g/sim.
  2. Run the IP setup simulation:ip-setup-simulation -quartus-project=../../compilation_test_design/alt_eth_25g.qpf
    Table 3.  Steps to Simulate the Testbench
    Simulator Instructions
    VCS* In the command line, type sh run_vcs.sh
    QuestaSim* In the command line, type vsim -do run_vsim.do -logfile vsim.log

    If you prefer to simulate without bringing up the QuestaSim* GUI, type vsim -c -do run_vsim.do -logfile vsim.log

    Cadence - Xcelium* In the command line, type sh run_xcelium.sh
A successful simulation ends with the following message: 
Simulation Passed.
or 
Testbench complete.
After successful completion, you can analyze the results.
Level Two Title