Nios V® Embedded Processor Design Handbook

ID 726952
Date 2/14/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.4.2. Nios® V/m Processor Example Design

Note: For Intel® Quartus® Prime Standard Edition software, refer to Intel Quartus Prime Software Support to generate the example design.
To acquire the Nios® V/m processor example design using Intel® Quartus® Prime Pro Edition software, follow these steps:
  1. Go to Intel® FPGA Design Store.
  2. Search for Arria10 - NIOSV based Helloworld example design on Arria10 devkit package.
  3. Click on the link at the title.
  4. Accept the Software License Agreement.
  5. Download the package according to the Intel® Quartus® Prime software version of your host machine.
  6. Double-click to run the top.par file.
  7. top_project folder is created by default after running the PAR file.
  8. Open the top_project and refer to the readme.txt for how-to guide.
    Table 3.  Example Design File Description
    File Description
    hw/ Contains files necessary to run the hardware project.
    ready_to_test/ Contains pre-built hardware and software binaries to run the design on the target hardware. For this package, the target hardware is Intel® Arria® 10 SoC development kit.
    scripts/ Consists of scripts to build the design.
    sw/ Contains software application files.
    readme.txt Contains description and steps to apply the pre-bulit binaries or rebuild the binaries from scratch.
  9. The Platform Designer system in the hw folder is ready for Software Design Flow.

The system is built using the IP blocks described in the following table and shown in the following figure.

Table 4.  Component Description
Components Description
Nios® V/m Processor Intel® FPGA IP Runs application by executing instructions.
JTAG UART Intel® FPGA IP Enables serial character communication between Nios® V/m processor and host computer.
On-Chip Memory Intel® FPGA IP Stores data and instructions.
Figure 2.  Nios® V/m Example Design Block Diagram
Note: For other Intel® FPGA boards, you can modify the design to target your board by configuring the following settings:
  • Target device setting from Assignments > Device…
  • Clock pin setting in the Assignment Editor