Nios V® Embedded Processor Design Handbook

ID 726952
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.4.3. Acquiring the Example Design Files

Generating the µC/TCP-IP Example Designs

To generate the µC/TCP-IP Example Designs , perform the following steps:

  1. Go to Intel® FPGA Design Store.
  2. Search for Arria10 - Simple Socket Server or Arria10 - IPerf package.
  3. Click on the link at the title.
  4. Accept the Software License Agreement.
  5. Download the package according to the Intel® Quartus® Prime software version of your host machine.
  6. Refer to the readme.txt for how-to guide.
Table 21.  Example Design File Description
File Description
hw/ Contains files necessary to run the hardware project.
ready_to_test/ Contains pre-built hardware and software binaries to run the design on the target hardware. For this package, the target hardware is Intel® Arria® 10 SoC development kit.
scripts/ Consists of scripts to build the design.
sw/ Contains software application files.
readme.txt Contains description and steps to apply the pre-bulit binaries or rebuild the binaries from scratch.

Running the µC/TCP-IP Example Designs

The µC/TCP-IP Example Designs are provided with scripts to facilitate the build flow. The scripts are stored in the scripts folder. You may refer to the readme file (README.md) to develop the example designs using the provided scripts, or develop the design manually using the Nios® V processor tools.

The steps are as followed:

  1. Launch the Nios V Command Shell.
  2. Run create_design.py to build the example design.
    quartus_py create_design.py
  3. Run update_sof.py if any changes are made to the software design files. The script has some options. See README.md for more details.
    quartus_py update_sof.py
  4. Run test_design.py to program the .sof file into an Intel FPGA board and run the µC/TCP-IP example design.
    quartus_py test_design.py

For more information about the hardware and software development follow, refer to Hardware Development Flow and Software Development Flow.