Arria V GZ Avalon-MM Interface for PCIe Solutions: User Guide

ID 723696
Date 5/21/2017
Document Table of Contents

2.6. Generating Synthesis Files

  1. On the Generate menu, select Generate HDL.
  2. For Create HDL design files for synthesis, select Verilog.
    You can leave the default settings for all other items.
  3. Click Generate to generate files for synthesis.
  4. Click Finish when the generation completes.

Did you find the information on this page useful?

Characters remaining:

Feedback Message