P-tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* Design Example User Guide

ID 683853
Date 3/28/2022

A. Document Revision History for the P-Tile Avalon® Memory-mapped Intel FPGA IP for PCI Express Design Example User Guide

Document Version Intel® Quartus® Prime Version IP Version Changes
2022.03.28 21.1 4.0.0 Added a note to the Running the Endpoint Design Example Application section stating that the refclk switch on the Intel® Stratix® 10 DX FPGA Development Kit or the Intel® Agilex™ FPGA Development Kit must be set to the OFF position to select the common refclk from the PCIe Edge Connector for PCIe link stability.
2021.03.29 21.1 4.0.0 Added a note to the Design Example Overview section stating that the P-Tile Avalon® Memory-mapped IP for PCI Express will not be available in future releases of Intel® Quartus® Prime.
2020.12.14 20.4 4.0.0 Removed the Root Port design example as it is not supported in this release of Intel® Quartus® Prime.
2020.07.10 20.2 3.0.0

Added the Platform Designer view of the x8 Endpoint DMA design example.

Added the Root Port design example description.

2020.04.20 20.1 2.0.0 Updated the configurations supported by the Endpoint design example of the P-Tile Avalon® Memory Mapped IP for PCIe.
2019.12.16 19.4 1.1.0 Initial release.