AN 729: Implementing JESD204B IP Core System Reference Design with Nios II Processor

ID 683844
Date 5/04/2015
Document Table of Contents Transceiver PHY Reset Controller and ATX PLL

The transceiver PHY reset controller takes the transceiver PHY reset output from the reset sequencer and generates the proper analog and digital reset sequencing for the transceiver PHY module. The ATX PLL supplies a low-jitter serial clock to the transceiver PHY module.