AN 729: Implementing JESD204B IP Core System Reference Design with Nios II Processor

Download PDF
ID 683844
Date 5/04/2015
Public
Document Table of Contents
Document Table of Contents x
1. Implementing JESD204B IP Core System Reference Design with Nios II Processor As Control Unit
1. Implementing JESD204B IP Core System Reference Design with Nios II Processor As Control Unit x
1.1. Reference Design Overview 1.2. Hardware and Software Requirements 1.3. Hardware Setup 1.4. System Modules 1.5. Reference Design Files 1.6. Generating Programming File 1.7. Top Level HDL Parameters 1.8. Setting Up the Software Command Line Environment 1.9. User Commands 1.10. Dynamic Reconfiguration 1.11. Customize the C code 1.12. AN 729 Document Revision History
1.4. System Modules x
1.4.1. Qsys System
1.4.1. Qsys System x
1.4.1.1. JESD204B Subsystem 1.4.1.2. Nios II Subsystem
1.4.1.1. JESD204B Subsystem x
1.4.1.1.1. Configuring the JESD204B IP core parameters in QSYS 1.4.1.1.2. Reset Sequencer 1.4.1.1.3. Transceiver PHY Reset Controller and ATX PLL 1.4.1.1.4. JESD204B Subsystem Address Map
1.4.1.2. Nios II Subsystem x
1.4.1.2.1. Nios II Subsystem Address Map
1.5. Reference Design Files x
1.5.1. FPGA Pin Assignments
1.10. Dynamic Reconfiguration x
1.10.1. Data Rate Reconfiguration
1.10.1. Data Rate Reconfiguration x
1.10.1.1. Customizing the Data Rate Reconfiguration Parameters
1.11. Customize the C code x
1.11.1. Sub Functions in main.c Source File 1.11.2. Functions in rules.c Source File 1.11.3. Custom Peripheral Access Macros in macros.c Source File
1. Implementing JESD204B IP Core System Reference Design with Nios II Processor As Control Unit

1.1. Reference Design Overview

Figure below shows a system level block diagram of the JESD204B reference design with the Nios II processor control unit. This design is implemented on the Arria 10 FPGA development board interoperating with the ADI AD9680 ADC converter card.

Figure 1. Block Diagram of the JESD204B Reference Design with Nios II Processor


Reference design blocks:

  • QSYS components:
    • JESD204B subsystem
    • Nios II subsystem
    • SPI master
    • Core PLL and core PLL reconfiguration controller
  • HDL components:
    • Altera transport layer (assembler and deassembler)
    • Test pattern generator and checker
  • Nios II subsystem generates SYSREF for the JESD204B IP core and the AD9680 module (for Subclass 1 mode).
  • The device_clk (153.6Mhz) that is sent to the FPGA from the AD9516 external clock module is the reference clock for the on-chip core PLL, ATX PLL (which supplies the serial clock to the TX transceiver) and RX transceiver PLL.
  • Core PLL module generates the link clock (link_clk) and frame clock (frame_clk).
  • Oscillator on-board the Arria-10 FPGA development board supplies a 100 MHz management clock (mgmt_clk) to clock the control plane.

AD9516 external clock module

  • Supplies a 614.4 MHz clock to the ADCs on the AD9680 module via an SMA connector.
  • Supplies a 153.6 MHz reference clock to the FPGA via an SMA connector on the AD9680 module. The reference clock is passed through from the AD9680 module to the FPGA via the FMC connector.
  • You can replace this module with any external clock module that supplies a 614.4 MHz and 153.6 MHz reference clock.

AD9680 module

  • Configured to transmit on 4 high-speed transceiver lanes (L=4) to the FPGA.
  • Each lane is configured to 6.144 Gbps data rate
  • Derives power from the FMC connector on the Arria 10 FPGA development board.
  • Passes the FPGA reference clock (device_clk) to the FPGA via the FMC connector.
Table 1.  System ClockingThis table summarizes the system clocking of the reference design.

Clocks

Description

Modules Clocked

device_clk

Reference clock to the FPGA

Core PLL, ATX PLL, RX transceiver PLL.

link_clk

Link layer clock

JESD204B IP core link layer, transport layer link interface.

frame_clk

Frame layer clock

Transport layer, test pattern generator and checker, downstream modules.

mgmt_clk

Control plane clock

Nios II subsystem and any modules connected to Nios II via Avalon-MM bus interconnect.

Related Information
Level Two Title