AN 729: Implementing JESD204B IP Core System Reference Design with Nios II Processor

ID 683844
Date 5/04/2015
Public
Document Table of Contents

1.3. Hardware Setup

  1. Install the ADI AD9680 converter card module to the FMC port B (J2) on the Arria 10 FPGA development board.
  2. Connect the mini-USB cable to the mini-USB connector (J3) on the development board.
  3. Connect the power adapter shipped with the development board to the power supply jack (J13).
  4. Connect the AD9516 power adapter to the power supply jack on the AD9516 clock module card.
  5. Connect the USB cable from your workstation to the USB connector on the AD9516 card.
  6. Connect the AD9516 clock module OUT0 SMA connector (J0A) to the CLKIN SMA connector (J801) on the AD9680 card.
  7. Connect the AD9516 clock module OUT8 SMA connector (J8A) to the Refclk to FPGA SMA connector (J804) on the AD9680 card.
  8. Turn on the power for the AD9516 clock module card.
  9. Configure the clock settings of the AD9516 to output 614.4 MHz clock for the ADCs at OUT0 SMA connector and 153.6 MHz for the FPGA at OUT8 SMA connector. Refer to the AD9516 documentation for more information on configuring the AD9516 clock module.
  10. Turn on the power for the Arria 10 FPGA development board.

The hardware system is now ready for programming. Refer to instructions in the Generating Programming File section on how to generate and download the programming file onto the FPGA.

Did you find the information on this page useful?

Characters remaining:

Feedback Message