Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 10/06/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.5. Avalon-MM Write (H2D) and Read (D2H) Master

Avalon-MM Interface is used to transfer data between the host and device through the memory-mapped interface. You can enable the Memory-Mapped interface by selecting AVMM Interface type in the IP Parameter Editor. The Multi Channel DMA IP for PCI Express supports 1 write master port and 1 read master port.

Avalon-MM Write Master

The Avalon-MM Write Master is used to write H2D DMA data to the Avalon-MM slave in the user logic through the memory-mapped interface. The Write Master can issue AVMM write commands for up to 8/16/32 burst count for 512/256/128 data-width respectively. The waitrequestAllowance of this port is enabled, allowing the master to transfer up to N additional write command cycles after the waitrequest signal has been asserted. Value of <N> for H2D AVMM Master is as follows:
  • 512-bit data-width is 16
  • 256-bit data-width is 32
  • 128-bit data-width is 64
Figure 5. Avalon-MM Write with waitrequestAllowance 16

Avalon-MM Read Master

The Avalon-MM Read Master is used to read D2H DMA data from the Avalon-MM slave in the user logic through the memory-mapped interface. The Read Master can issue AVMM read commands for up to 8 bursts (burst count = 8).

Figure 6. Avalon-MM Read Master Timing Diagram