Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 10/06/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.1.1. Port List (H-Tile)

Figure 21. Multi Channel DMA IP for PCI Express Port List (H-Tile)