Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 10/06/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.10.1. H2D Data Mover

Table 27.  H2D Data Mover Interface* = Interface name in IP Parameter Editor Block Symbol
Interface Name* Type Description
h2ddm_desc AVST Sink H2D data mover gets the descriptor from external descriptor controller. Data mover throttles external descriptor controller with ready signal.
h2ddm_desc_cmpl AVST Source H2D data mover sends the completion (descriptor data from host memory) to external descriptor controller on this interface.
h2ddm_desc_status AVST Source Once a descriptor is complete, H2D data mover sends the status information (success, error, descriptor ID, application specific bits) to external descriptor controller
h2ddm_master AVMM Write Master This interface provides the read data from the host memory to the user application.