Nios® V Processor Reference Manual

ID 683632
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3. Processor Architecture

The Nios® V/g processor architecture describes an instruction-set architecture (ISA). The ISA in turn necessitates a set of functional units that implement the instructions.
The Nios® V/g processor architecture defines the following functional units:
  • General-purpose register file
  • Arithmetic logic unit (ALU)
  • Multiply and divide units
  • Floating point unit
  • Custom instruction logic
  • Control and status registers (CSR)
  • Exception controller
  • Interrupt controller
  • Instruction bus
  • Data bus
  • Instruction cache
  • Data cache
  • Tightly coupled memories
  • RISC-V based debug module
  • ECC module
Figure 8.  Nios® V/g Processor Core Block Diagram