Nios® V Processor Reference Manual

ID 683632
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.3.4.2. Address Map

The address map for memories and peripherals in a Nios® V/c processor system is design dependent. The following addresses are part of the processor:
  • Reset Address
  • Exception Address

You can specify the Reset Address in Platform Designer during system configuration. You can modify the Exception Address stored in the mvtec register.