AN 883: Intel Arria 10 DisplayPort TX-only Design

Download
ID 683597
Date 7/03/2021
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Arria® 10 DisplayPort TX-only Design
1. Intel® Arria® 10 DisplayPort TX-only Design x
1.1. Design Components 1.2. Clocking Scheme 1.3. Top Level Interface Signals 1.4. Quick Start Guide 1.5. Creating the TX-only Design with Bitec FMC Daughter Card 1.6. Document Revision History for AN 883: Intel Arria 10 DisplayPort TX-only Design
1.4. Quick Start Guide x
1.4.1. Hardware and Software Requirements 1.4.2. Compiling and Testing the Design 1.4.3. Running the Hardware 1.4.4. Design Debug Features
1.4.2. Compiling and Testing the Design x
1.4.2.1. Regenerating ELF File
1.4.4. Design Debug Features x
1.4.4.1. Main Stream Attribute (MSA) Information 1.4.4.2. Auxiliary Channel Traffic Monitor
1.5. Creating the TX-only Design with Bitec FMC Daughter Card x
1.5.1. Generating the Design 1.5.2. Removing Irrelevant Blocks 1.5.3. Instantiating Video and Image Processing (VIP) Intel® FPGA IPs 1.5.4. Generated Clocks 1.5.5. Making a Direct Connection to the TX Transceiver Block 1.5.6. Modifying the Software
1.5.2. Removing Irrelevant Blocks x
1.5.2.1. Removing Irrelevant Block in Top Level Example Design a10_dp_demo.v File 1.5.2.2. Removing Irrelevant Block in Platform Designer
1. Intel® Arria® 10 DisplayPort TX-only Design

1.5.2.1. Removing Irrelevant Block in Top Level Example Design a10_dp_demo.v File

Below are detailed steps to remove the irrelevant blocks in top level file:
  1. Module a10_dp_demo IO port modification:-
    • Remove Transceiver Data RX inputs - fmca_dp_m2c signals
    • Remove other RX signals (RX_HPD, RX Cable Detect, RX Power Detect and RX AUX Signals)
    • Remove Paratech Retimer signals (Bitec FMC Card Rev.8 or below)
  2. DisplayPort Core Qsys system dp_core instantiation modifications;
    • Remove I2C Avalon Interface to Paratech/Megachip Retimer
    • Remove the DisplayPort Sink Sub-system
  3. Remove rx_phy_top module instantiation.
  4. Remove bitec_clkrec module instantiation
    • This module is only available if you generated DisplayPort design example with PCR
  5. Remove Transceiver Reconfiguration Arbiter module instantiation.
  6. Remove I2C master interface
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message