Visible to Intel only — GUID: pzd1534463632674
Ixiasoft
3.1. Simulation Flows
3.2. Clock and Reset Interfaces
3.3. FPGA-to-HPS AXI* Slave Interface
3.4. HPS-to-FPGA AXI* Master Interface
3.5. Lightweight HPS-to-FPGA AXI* Master Interface
3.6. HPS-to-FPGA MPU Event Interface
3.7. Interrupts Interface
3.8. HPS-to-FPGA Debug APB Interface
3.9. FPGA-to-HPS System Trace Macrocell Hardware Event Interface
3.10. HPS-to-FPGA Cross-Trigger Interface
3.11. HPS-to-FPGA Trace Port Interface
3.12. FPGA-to-HPS DMA Handshake Interface
3.13. General Purpose Input Interface
3.14. EMIF Conduit
3.15. Simulating the HPS Component Revision History
Visible to Intel only — GUID: pzd1534463632674
Ixiasoft
2.3.2.4. Clock Sources
The drop-downs in this section control multiplexers in the HPS clock manager to select the source for the corresponding PLL or clock. Some of the drop-downs are enabled only when the corresponding peripherals are enabled. The FPGA to HPS Free clock is available as an option in these drop-downs when it is enabled on the Input Clocks tab.
Note: If you intend to use the FPGA to HPS free clock as the input to the hps_osc_clk pin, you must select that option for the Main PLL reference clock source and Peripheral PLL reference clock source.
Did you find the information on this page useful?
Feedback Message
Characters remaining: