Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide

ID 683426
Date 4/09/2024
Document Table of Contents

2.10.3. Jitter on PLL Clocks

To minimize jitter, the advanced transmit (ATX) PLL and the fractional PLL (fPLL) can source the input reference clock directly from the reference clock buffer without passing through the reference clock network. You must ensure that a location constraint is added to your design to achieve a correct placement on the device.