External Memory Interfaces Intel® Agilex™ 7 F-Series and I-Series FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: jtp1598288892483
Ixiasoft
Visible to Intel only — GUID: jtp1598288892483
Ixiasoft
9. Intel® Agilex™ 7 F-Series and I-Series FPGA EMIF IP – I/O Timing Closure
This approach is based on SPICE analog simulations using extracted models of the PCB channel, IBIS models of the FPGA buffers, and IBIS models of the memory devices to determine if the external I/O channel is adequate for the target design.
Section Content
I/O Timing Closure Overview
Collateral Generated with Your EMIF IP
SPICE Decks
File Organization
Top-level Parameterization File
IP-Supplied Parameters that You Might Need to Override
Understanding the *_ip_parameters.dat File and Making a Mask Polygon
Multi-Rank Topology
Pin Parasitics
Mask Evaluation