External Memory Interfaces Intel® Agilex™ 7 F-Series and I-Series FPGA IP User Guide

ID 683216
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.7.4.5. Calibrate Termination Tab

The Calibrate Termination tab allows you to update the RTT_NOM, RTT_PARK, RTT_WR, and Output Drive Strength termination settings without having to recompile or reprogram the design.

In addition, the Calibrate ODT feature lets you determine the optimal On-Die Termination and Output Drive Strength settings for your memory interface.

  • Press the Calibrate ODT button. The system runs calibration with the cross product of the termination settings you want to sweep, and displays the worst-case margin for each combination of settings.
  • If you select Run TG for each combination of settings, the traffic generator status is also displayed. (This option is disabled when the traffic generator is enabled in the Design Example.)

You can review the report and apply the optimal termination settings—that is, those with the largest margins—using the dropdown menu for each setting.

  • To reset the ODT settings from the IP parameterization, press Restore ODT settings from IP parameterization.

Figure 191. Termination Settings
Figure 192. Calibrate ODT

The ODT Activation section displays the ODT assertion patterns in use and the ODT settings in effect during read and write.

Figure 193. Assertion Table