6.5.6. DDR4 Routing Guidelines: Discrete (Component) Topologies
Intel® strongly recommends that you perform simulations using extracted PCB models to ensure that component topologies remain robust under all PCB manufacturing tolerances. Also, carefully consider the number of components on the flyby chain, because every additional component on the flyby chain reduces timing margin on the address/command bus. Take care to provide a proper VTT termination voltage network with a reference voltage that feeds back to the VREFCA input of every component on the flyby chain. Intel® Agilex™ 7 F-Series and I-Series FPGA circuitry cannot compensate for discontinuities or trace length mismatches along the flyby chain, or for crosstalk between address/command or DQ signals.
Did you find the information on this page useful?