External Memory Interfaces Intel® Agilex™ 7 F-Series and I-Series FPGA IP User Guide

ID 683216
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4.1.3. Data Buffer Controller

The data buffer controller performs the following operations:
  • Manages the read and write access to the data buffers:
    • Provides the data storing pointers to the buffers when the write data is accepted or the read return data arrives.
    • Provides the draining pointer when the write data is dispatched to memory or the read data is read out of the buffer and sent back to users.
  • Satisfies the required write latency.
  • If ECC support is enabled, assists the main control path to perform read-modify-write.

Data reordering is performed with the data buffer controller and the data buffers.