External Memory Interfaces Intel® Agilex™ 7 F-Series and I-Series FPGA IP User Guide

ID 683216
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.12. sideband0

address=43(32 bit)

Field Bit High Bit Low Description Access
mr_cmd_trigger 0 0 When asserted, triggers the execution of the mode register command. Read/Write