External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 12/19/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.2. ctrlcfg1

address=11(32 bit)

Field Bit High Bit Low Description Access
Reserved 4 0 Reserved. Read
cfg_addr_order 6 5 Indicates the order for address interleaving. The value of this field yields different mappings between the AXI or Avalon-MM address and the SDRAM address. Program this field with the following binary values to select the ordering: "00" - chip, row, bank(BG, BA), column; "01" - chip, bank(BG, BA), row, column; "10"-row, chip, bank(BG, BA), column. Read
cfg_ctrl_enable_ecc 7 7 Enable the generation and checking of ECC. Read
cfg_dbc0_enable_ecc 8 8 Enable the generation and checking of ECC. Read
cfg_dbc1_enable_ecc 9 9 Enable the generation and checking of ECC. Read
cfg_dbc2_enable_ecc 10 10 Enable the generation and checking of ECC. Read
cfg_dbc3_enable_ecc 11 11 Enable the generation and checking of ECC. Read
cfg_reorder_data 12 12 This bit controls whether the controller can reorder operations to optimize SDRAM bandwidth. It should generally be set to one. Read
cfg_ctrl_reorder_rdata 13 13 This bit controls whether the controller needs to reorder the read return data. Read
cfg_dbc0_reorder_rdata 14 14 This bit controls whether the controller needs to reorder the read return data. Read
cfg_dbc1_reorder_rdata 15 15 This bit controls whether the controller needs to reorder the read return data. Read
cfg_dbc2_reorder_rdata 16 16 This bit controls whether the controller needs to reorder the read return data. Read
cfg_dbc3_reorder_rdata 17 17 This bit controls whether the controller needs to reorder the read return data. Read
cfg_reorder_read 18 18 This bit controls whether the controller can reorder read command. Read
Reserved 25 19 Reserved. Read
cfg_ctrl_enable_dm 26 26 Set to 1 to enable DRAM operation if DM pins are connected. Read
cfg_dbc0_enable_dm 27 27 Set to 1 to enable DRAM operation if DM pins are connected. Read
cfg_dbc1_enable_dm 28 28 Set to 1 to enable DRAM operation if DM pins are connected. Read
cfg_dbc2_enable_dm 29 29 Set to 1 to enable DRAM operation if DM pins are connected. Read
cfg_dbc3_enable_dm 30 30 Set to 1 to enable DRAM operation if DM pins are connected. Read