External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 12/19/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.2. AFI Address and Command Signals

The address and command signals for AFI 4.0 encode read/write/configuration commands to send to the memory device. The address and command signals are single-data rate signals.
Table 57.  Address and Command Signals 

Signal Name

Direction

Width

Description

afi_addr

Input

AFI_ADDR_WIDTH

Address.

afi_bg

Input

AFI_BANKGROUP_WIDTH

Bank group (DDR4 only).

afi_ba

Input

AFI_BANKADDR_WIDTH

Bank address.

afi_cke

Input

AFI_CLK_EN_WIDTH

Clock enable.

afi_cs_n

Input

AFI_CS_WIDTH

Chip select signal. (The number of chip selects may not match the number of ranks; for example, RDIMMs and LRDIMMs require a minimum of 2 chip select signals for both single-rank and dual-rank configurations. Consult your memory device data sheet for information about chip select signal width.)

afi_act_n

Input

AFI_CONTROL_WIDTH

ACT# (DDR4).

afi_rst_n

Input

AFI_CONTROL_WIDTH

RESET# (for DDR4 memory devices.)

afi_odt

Input

AFI_CLK_EN_WIDTH

On-die termination signal for memory devices. (Do not confuse this memory device signal with the FPGA’s internal on-chip termination signal.)

afi_par

Input

AFI_CS_WIDTH

Address and command parity input. (DDR4)

afi_mem_clk_disable

Input

AFI_CLK_PAIR_COUNT

When this signal is asserted, mem_clk and mem_clk_n are disabled. This signal is used in low-power mode.