50 Gbps Ethernet IP Core User Guide

ID 683158
Date 5/08/2017
Document Table of Contents
Give Feedback

1. Datasheet

Updated for:
Intel® Quartus® Prime Design Suite 17.0

The Intel®  50 Gbps Ethernet (50GbE) IP core implements the 25G & 50G Ethernet Specification, Draft 1.4 from the 25 Gigabit Ethernet Consortium and the IEEE 802.3by 25Gb Ethernet draft. The IP core includes an option to support unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012 Ethernet Standard. The MAC client side interface for the 50 Gbps Ethernet IP core is a 128-bit Avalon® Streaming (Avalon-ST) interface. It maps to two 25.78125 Gbps transceivers.

The IP core provides standard media access control (MAC) and physical coding sublayer (PCS), and PMA functions shown in the following block diagram. The PHY comprises the PCS and PMA.

Figure 1.  50GbE MAC and PHY IP Clock Diagram

The following block diagram shows an example of a network application with 50GbE MAC and PHY.

Figure 2. Example Network Application