HDMI Intel® Arria 10 FPGA IP Design Example User Guide

ID 683156
Date 11/12/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.4. Compile the Design

After you include your own plain HDCP production keys in the FPGA or program the encrypted HDCP production keys to the EEPROM, you can now compile the design.
  1. Launch the Intel® Quartus® Prime Pro Edition software and open <project directory>/quartus/a10_hdmi2_demo.qpf .
  2. Click Processing > Start Compilation.

Did you find the information on this page useful?

Characters remaining:

Feedback Message