AN 787: Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator

Download
ID 683083
Date 7/16/2021
Public
Document Table of Contents
Document Table of Contents x
1. Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator
1. Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator x
1.1. List of Abbreviations 1.2. Introduction 1.3. Intel® Stratix® 10 Early Power Estimator Tool (EPE) 1.4. Intel® Stratix® 10 FPGA Package Physical Design 1.5. Physical Package Structure 1.6. Intel® Stratix® 10 FPGA Thermal Design Parameters 1.7. Intel® Stratix® 10 Compact Thermal Model (CTM) 1.8. Intel® Stratix® 10 Temperature Sensing Diodes (TSD) 1.9. Intel® Stratix® 10 Thermal Design Process 1.10. Early Power Estimator (EPE) 1.11. Transceiver Channel Spreading 1.12. Thermal Parameter Dependencies 1.13. Intel® Stratix® 10 Thermal Design Example 1.14. Document Revision History for AN 787: Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator
1.13. Intel® Stratix® 10 Thermal Design Example x
1.13.1. CFD Analysis Setup 1.13.2. CFD Analysis Results 1.13.3. Transceiver Channel Placement Optimization 1.13.4. TSD offset Assessment for the Example
1. Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator

1.4. Intel® Stratix® 10 FPGA Package Physical Design

An Intel® Stratix® 10 FPGA complex is contained in a BGA package with a copper IHS and it can contain up to three types of dies:
  • Core Fabric Die or the main FPGA die: This is the die that contains the basic logic resources and it is provided in different sizes and grades. Each package can only have a single core fabric die.
  • Transceiver Die: Transceiver dies are offered in three types: L-Tile, H-Tile and E-Tile. Packages with E-Tile are always equipped with one H-Tile. Each transceiver tile type supports certain protocols and transceiver speeds. Depending on the package size, an Intel® Stratix® 10 device can support between one and six transceiver dies and each die has 24 transceiver channels.
  • HBM Die: This die is provided in two configurations, 4 high or 8 high, which refers to the number of memory die stacks in each HBM. Not all Intel® Stratix® 10 packages have HBM, and the ones that do, can have either one or two HBMs.
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message