GTS AXI Streaming Intel® FPGA IP for PCI Express* Design Example User Guide
ID
817713
Date
5/09/2024
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.5. Compiling the Design Example
- In the Quartus® Prime software, navigate to <project_dir>/intel_pcie_gts_0_example_design/ and open the design example project file (pcie_ed.qpf).
- On the Processing menu, select Start Compilation to compile the design example project.
- Examine the design compilation results like resource utilization and timing result.
- Close your design example project.