External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817467
Date 1/13/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.18. mem_1 for External Memory Interfaces (EMIF) IP - DDR5 DIMM

Interface to the memory (channel 1), including all CA pins, DQ pins, and DQS pins.

Table 93.  Interface: mem_1Interface type: conduit
Port Name Direction Description
mem_1_cs_n Output Chip Select channel 1.
mem_1_ca Output Command/Address Bus channel 1.
mem_1_dq Bidir Data (read/write) channel 1.
mem_1_dqs_t Bidir Data Strobe (true) channel 1.
mem_1_dqs_c Bidir Data Strobe (complement) channel 1.
mem_1_alert_n Input Indicates Write CRC Error channel 1.