Intel Agilex® 7 Clocking and PLL User Guide: M-Series

ID 769001
Date 8/14/2023
Public
Document Table of Contents

2.2.13.3. Static Phase Error Calibration

In M-Series FPGAs, a static phase error calibration is initiated after power up calibration. This is done automatically to reduce the phase error between reference clock and feedback clocks.