Intel® FPGA AI Suite: SoC Design Example User Guide

ID 768979
Date 9/06/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.5.1. The dla_0 Platform Designer Layer (dla.qsys)

The dla_0 layer contains the Intel® FPGA AI Suite IP and the Nios® V subsystem to provide streaming capabilities.

When incorporating the Intel® FPGA AI Suite IP into a custom design, you can use the dla.qsys file as a starting point for the new design.