6.4.1. Clock Domains
There are three main clocks within this design. All the clocks are considered asynchronous to each other. The SDC file provided has the clocking constraints for this design.
The design clocks are as follows:
- 100MHz Board clock
This clock is used for all mSGDMA infrastructure and CPU CSR interfaces. The HPS AXI interfaces all run off this clock.
- 200MHz DLA clock
This clock is used only by the Intel® FPGA AI Suite IP. It feeds the dla_clk pin and is used inside Intel® FPGA AI Suite IP PE array.
- 266MHZ DDR Clock
This is used for the DDR controller and interconnect between the DLA and DDR. This interface is used by the DLA to transfer workloads back and forth to system memory.
Did you find the information on this page useful?