Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 10/12/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.2. NoC Initiator Intel FPGA IP Interfaces

This section describes the interfaces on the NoC Initiator Intel FPGA IP for the AXI4 or AXI4 Lite interfaces to AXI4 managers in your logic. Connections between the NoC Initiator Intel FPGA IP and the hard memory NoC are not modeled in RTL. Rather, you specify these connections by making assignments in the NoC Assignment Editor. For more information about making these assignments, refer to Making NoC Assignments.