F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 2/09/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.1. Driver Architecture

Figure 73.  Triple-Speed Ethernet Software Driver Architecture

Notes to Triple-Speed Ethernet Software Driver Architecture:

  1. The first n bytes are reserved for SGDMA descriptors, where n = (Total number of descriptors + 3) × 32. Applications must not use this memory region.
  2. For MAC variations without internal FIFO buffers, the transmit and receive FIFOs are external to the MAC function.

Did you find the information on this page useful?

Characters remaining:

Feedback Message