F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 2/09/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.3. Dev_Ability and Partner_Ability Registers (Word Offset 0x04 – 0x05)

The definition of each field in the partner_ability registers depends on the mode in which the PCS function operates.

In this mode, the definition of the fields in the dev_ability register are the same as the fields in the partner_ability register. The contents of these registers are valid only when the auto-negotiation completes (AUTO_NEGOTIATION_COMPLETE bit in the status register = 1).