Ashling* RiscFree* Integrated Development Environment (IDE) for Altera® FPGAs User Guide

ID 730783
Date 4/11/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.4.4. Memory

You can observe and modify the memory used by your processes in MemoryView. A list of so-called memory monitors represents the process memory. Every monitor depicts a memory region identified by its base address.
Note: You must select little-endian in the MemoryView properties because the Nios® V processor is a little-endian processor.
Figure 105. Memory Viewer
Note: To view memory, make sure the MemoryView extension is installed. This extension is automatically installed when you install the Ashling* Visual Studio Code Extension.
Figure 106. MemoryView