Intel® Quartus® Prime Pro Edition User Guide: Partial Reconfiguration
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: tcw1639671195905
Ixiasoft
Visible to Intel only — GUID: tcw1639671195905
Ixiasoft
3.4.3. Partial Reconfiguration External Controller Intel FPGA IP Timing Specifications
Timing Specifications: Partial Reconfiguration External Controller Intel FPGA IP illustrates a successful PR operation with the Partial Reconfiguration External Controller Intel FPGA IP. The PR operation initiates upon assertion of the pr_request signal. The avst_ready output signal indicates whether the SDM is ready to accept data from an external host.