2.11.1. Debugging PR Designs with the Signal Tap Logic Analyzer
You must instantiate the following IP in your design to ensure you can use Signal Tap to debug your PR region:
- Instantiate the SLD JTAG Bridge Agent IP in the static region.
- Instantiate the SLD JTAG Bridge Host IP and the Intel Configuration Reset Release Endpoint to Debug Logic IP in the PR region of the default persona.
- Instantiate the SLD JTAG Bridge Host IP and the Intel Configuration Reset Release Endpoint to Debug Logic IP, for each of the personas, whenever creating revisions for the personas.
The Signal Tap logic analyzer uses the hierarchical debug capabilities provided by the Intel® Quartus® Prime software to tap signals in the static and PR regions simultaneously.
You can debug multiple personas present in your PR region, as well as multiple PR regions. For complete information on the debug infrastructure using hierarchical hubs, refer to Intel Quartus Prime Pro Edition User Guide: Debug Tools.